ating the clock signals for this system. Each of these issues is described in more detail in the following sections of the paper. A 1.6GbIs receiver for optical communication has been designed and fabricated in a 0.25-pm CMOS process. This receiver has no transimpedance amplifier and uses the parasitic capacitor of the flip-chip bonded photodetector as an integrating element and resolves the data with a double-sampling technique. A simple feedback loop adjusts a bias current to the average optical signal, which essentially "AC couples" the input. The resulting receiver resolves an 1 IpA input, dissipates 3mW of power, occupies 80pm x 50pm of area and operates at over 1.6Gbls.
Introduction
Using optics to interconnect integrated circuits has recently gained a lot of interest [I] . A potential design platform uses hybrid integration of arrays of optical multiple quantum well (MQW) modulators and detectors with commercial electronic circuits [2]- [5] . However a dense array of optical detectors requires very low-power, sensitive, and compact optical receivers [6] . Various designs for the input receiver have been used in sman pixel test systems, including simple E T inputs [7] , diode-clamped receivers [8] and transimpedance amplifiers 191. These designs rely on an analog front end amplifier providing either voltage gain, current gain or current to voltage conversion. But these amplifiers often dissipate large amount of quiescent power to achieve high-bandwidth and low noise. This paper describes the design and implementation of a novel CMOS receiver suitable for arrays of optoelectronic switching nodes comprised of flip-chip-bonded MQW modulators and detectors on silicon that eliminates the need for a linear amplification. Instead it integrates the input current on the parasitic capacitance of the detector, and uses double-sampling to create the voltage difference for a clocked comparator to resolve.
Receiver Design
One significant parameter of hybrid flip-chip bonded MQW detector is its capacitance. The diode capacitance and the flip-chip bump-plus-pad capacitance are the two primary components of the detector capacitor, C,. This capacitor can integrate the optically generated current of the detector over time. If the input of the front end receiver is also capacitive with a capacitance Gin. the voltage of the input node at each signal time, V,, is always a sum of the incoming signal and the The input signal from the photo detector is a single-ended. positive current. The injected charge is higher if the bit value is "1" but it's not necessarily zero when the bit value is "0". Therefore, in order to have a bipolar voltage change at the input of receiver we need to subtract a constant charge for every bit from the input capacitor. This is done by subtracting an adjustable current from the input. The DC current is adjusted by a feedback loop looking at the DC value of the voltage of input node. The feedback loop not only adjusts the DC current but also sets the average voltage of input node. Bipolar voltage change at the input allows us to decide the input value by comparing two adjacent samples of the input voltage. If the new sample is higher, the input signal is "I", otherwise, it is "0'. Fig. 2 illustrates how Vi, varies with time when IDc is set to correct value, assuming constant currents during each bit period. nal at time t, to determine whether it was a one or a zero. ~~~l~~~~t i~~ a receiver based on this idea requires solving four main issues: sampling and storing an analog voltage, fast comparison, subtracting the average input current, and gener-
A. Sampler:
The analog sampler is illustrated in Fig. 3 . It uses two non overlapping phases, +I and $2 derived from a single 50% duty cycle clock. Therefore sampling is done at both rising and falling edges of reference clock. Generation and shaping of these Phases will be discussed later. is the old sample of Vi,. After $1 falls and before @2 starts, V I and V2 are compared. Only comparing the samples when both clocks are low balances the clock feedthrough noise. Thus any charge injection through the switching transistors are common mode. During the next phase, when $2 is high, VI is held unchanged and V2 is updated. Now V2 is the new sample and V I is the old one and they are compared as soon as q2 goes low. The RC delay of the samplers puts a lower limit on duty cycle of @I and $2. For Ipm wide sample devices driving l0fF loads, we need about ZOOps, or 35% of a bit time at 1.6Gb/s. The two hold capacitors are much smaller than the parasitic capacitor of the detector. Therefore charge sharing does not attenuate the signal significantly.
B. Comparator:
Comparison is done by two StrongAnn [IO] , regenerative sense amplifiers. Each of them is triggered immediately after one of the two phases, $I or Q2 falls, and before the other one rises. The sizing of transistors in the sense amp is critical since these structure dissipate most of the power in the interface. These circuits use offset compensation to break the dependence of offset voltage on transistor size, allowing 5km wide input devices. Offset compensation is done by digitally adjusting the number of small capacitors added to the internal nodes This design is inherently robust against kick-back and charge injection from the sense amps to the high impedance input nodes. The reason is that there are two similar sense amps that their inputs are connected to the same nodes of one sampler unit. Soon after one sense amp injects some charge to these nodes during the evaluation phase, the other sense amp is reseted and injects the opposite charge to the same nodes. The total injected charge is zero after one bit period and the sample is valid for the next comparison. The key point here is that the shape of voltages of precharged nodes, A and B are always very similar and therefore kick-back is not significantly data dependent.
C. Filter and Current Feedback:
Assuming that the stream of incoming data is DC balanced, the DC voltage of input node remains constant if IDc. in Fig.1 , is equal to ( l o + l l ) / 2 , where Io is the average optically generated current during a "0' bit and I, is the average optically generated current during a " I " bit (Io and I, can vary due to variation of optical input power and characteristic of the photodetector). If IDc is any other value, the D C value of Vi,will increase or decrease even after equal numbers of "Os and "1"s. Therefore a feedback loop can be used to adjust IDc by looking at Vir The key is to use a low-pass filtered version of Vi, to ensure the current does not fluctuate in response to the high frequency changes of Vi, due to the incoming data. For instance, if we assume that data is DC balanced within 20 bits, ID, should be fairly constant even if we receive a row of IO consequent ones or IO consequent zeros. The filter should also have a relatively lugh DC gain to be able to handle wide range of Io and I, values while keeping Vi, relatively constant, at the best point of operation for the sampler and the comparators.
The simplest approach to build the needed low-pass filter is a single pole RC circuit, but because of the parasitic capacitor of the detector, the open loop transfer function of this simple system will have two poles and it will cause stability problem in a feedback loop (Fig. 5) 
Q;
.. The DC value of Vi, can be externally set by V,,,,
The differential pair quiescent current should be enough to cover a wide range of I, , and it can be chosen by Biasl. Finally the input signal is buffered by a source follower.
D. Phase Generator:
$I and Q2 are two non-overlapping phases with the same frequency as reference clk and are used for sampling. LI and L2 are the control phases of Sense Amp1 and Sense Amp2. Fig. 7 illustrates how Ql, $2, LI and L2 are generated from the reference clock and inverted reference clock. C l k b is generated carefully with same rising and falling rates as Clk and with low skew. inverter, therefore right after sampling is done by el, Sense Amp1 starts to evaluate its inputs. The evaluation should be done before the rising edge of Q?. This condition is met because $2Ls duty cycle is less than 50%. As mentioned before the minimum width of $I or $2 is set by the acquisition time of the sample switch. the non-overlapping region in this design is about l00psec for 1.6 Gbps data rate. Having Ll and L2 almost at the middle of this region, a skew of about 50psec between Clk and Clk-b can be tolerated by this receiver.
Support and Test Circuits
To avoid hysteresis and to increase the sensitivity and speed of comparison a small latch follows each of the first-stage sense amps. The output of the latches are negative true pulses, which are converted into levels using a dynamic SR latch.
For this test-chip, reference clock is generated by an integrated dual loop Delay Locked Loop [121. The test chip does not contain the clock recovery circuitry, so the multiplexer and interpolator are digitally controlled by programming the chip externally to correct the phase.
Experiment Results
This design was fabricated in a 0.25 pm CMOS process and tested with a 2.5V power supply. The arrays of GaAlAs pi-n diodes were connected on top of the silicon chip with the flip-chip bonding technique, Fig. 8 . The total input capacitance after adding the photo devices measured by sending a periodic pattern of long sequences of ones and zeros. A small sampler at the input node gives the voltage values at the beginning and end of each sequence. If laser's driving current is adjusted to have zero optical output for a zero bit, then by reading I, , we can calculate Ci,. Our measurement gives a total capacitance of 420fE In the next step we measured the sensitivity of the receiver at the maximum possible bit rate.
The bit rate is limited by the non-overlapping margin needed between and $2. More relaxed timing andlor higher performance can be achieved by using 4 samplers, and a 1 to 4 input demultiplexing scheme. If data is DC balanced over every N bits, increasing N causes a small reduction in sensitivity of the receiver. This is because of the changes in I,, due to the limited cut-off frequency of the low-pass filter and changes in common-mode range of the input. The worse case pattern to measure the sen-sitivity is when N/2 zeros are followed by N/2 ones. The responsivity of MQW detector is about 0.5 A/W, therefore the system can detect an optical switching energy as low as 14fJ. Total power dissipation of the whole receiver circuitly is less than 3mW at l.bGb/s and is mostly due to the clocking and dynamic dissipation of the sense amps. The area of the receiver is 80pm x 50pm in our 0.25pm CMOS process. The performance of this receiver is summarized in Table 1 .
Conclusion
We demonstrate that one does not need a uansimpedance amplifier in a high-speed optical link. One can get good sensitivity using a double-sampled approach. ?he receiver is designed for a 0.25-pm CMOS process and arrays of hybrid Rip-chip bonded MQW detectors, provides high sensitivity and bandwidth, while requiring small amounts of power and area. The sensitivity of this receiver is more than adequate for short-haul optical communications (should improve once the input capacitance is reduced) and the required area and power will allow 1000 receivers to consume only 3 W and 4mm2. 11 pA (switch current)
